Opportunistic Memory Systems in Presence of Hardware Variability

Mark William Gottscho

Committee: Puneet Gupta (chair) Lara Dolecek Mani Srivastava Glenn Reinman 21000

Ph.D. Defense UCLA Electrical Engineering Friday, May 12, 2017

Memory is Essential





400 hours of video uploaded per minute





Google

should i do a phd **quiz** should i do a phd **in computer science** should i do a phd **in economics** should i do a phd **in philosophy**

Are you ready for a PhD? | Postgrad.com https://www.postgrad.com/advice/phd/are_you_ready/ ▼

Prospective PhD students should consider many different factors when ... So, if you decide to do a PhD you need to make sure that you are ready to work hard ...

J Q

Report inappropriate prediction:

Should I Get a Phd? shouldigetaphd.com/ •

Should I do a PhD?

It is hard to say if getting a PhD helps learn those things: perhaps the same people who ... First, as far as whether you should do the Ph.D. program, you should think long Senior students (the kind you want to quiz) often attend professional ...

2.3M Google searches per second

Ph.D. Final Defense May 12, 2017

Mark Gottscho <mgottscho@ucla.edu> -- UCLA Electrical Engineering

Hardware Variability in Memory

Hardware variability is particularly problematic for memories:

- 1. Smallest and densest device/circuit features
- 2. Large fraction of the chip area budget
- 3. Must permit instability in order to be rewritable

Memories are particularly susceptible to:

- 1. Manufacturing defects
- 2. Parametric variations
- 3. The operating environment

Memory wall often limits:

- 1. Energy efficiency
- 2. System resiliency



32nm eDRAM in the IBM Power 7 Processor [ChipWorks]



Ph.D. Final Defense May 12, 2017

Better-Than-Worst-Case Design



My Framework



Ph.D. Final Defense May 12, 2017

Mark Gottscho <mgottscho@ucla.edu> -- UCLA Electrical Engineering

Overview of My Dissertation

Part 1: Opportunistically Exploiting Memory Variability

- 1. ViPZonE: Saving Energy in DRAM Main Memory with Power Variation-Aware Memory Management
- 2. DPCS: Saving Energy in SRAM Caches with Dynamic Power/Capacity Scaling
- 3. X-Mem: Case Studies on Memory Performance Variability with the new Extensible Memory Characterization Tool

Part 2: Opportunistically Coping with Memory Errors

- 4. Performability: Exploring the Impact of Corrected Memory Errors by quantifying and analytically modeling their performance effects
- 5. SDECC: Recovering from Detected-but-Uncorrectable Memory Errors with Software-Defined Error-Correcting Codes
- 6. ViFFTo: Improving Reliability of Embedded Scratchpad Memories with Virtualization-Free Fault Tolerance

Ph.D. Final Defense May 12, 2017

Agenda

- Introduction
- Part 1: Exploiting Variability
 - ViPZonE
 - DPCS
 - X-Mem
- Part 2: Coping with Errors
 - Performability
 - SDECC
 - ViFFTo
- Conclusion and Directions for Future Work

Part 1: Opportunistically Exploiting Memory Variability

ViPZonE: Saving Energy in DRAM Main Memory using Power Variation-Aware Memory Management

Collaborators:Publications:Dr. Luis A. D. Bathen (UC Irvine)
Prof. Nikil Dutt (UC Irvine)
Prof. Alex Nicolau (UC Irvine)
Prof. Puneet Gupta (UCLA)Gottscho et al., ESL'12
Bathen et al., CODES+ISSS'12
Dutt et al., ASP-DAC'13
Gottscho et al., TC'15
Wanner et al., it'15

Chapter 2

Part 1: Opportunistically Exploiting Memory Variability

Summary of ViPZonE

[Gottscho ESL'12, Bathen CODES+ISSS'12, Dutt ASP-DAC'13, Gottscho TC'15, Wanner it'15]



ViPZonE-enabled apps tell OS how to allocate virtual pages w/ special variant of malloc() in modified standard C library

ViPZonE-enabled glibc tells OS how to allocate virtual pages w/ special variant of mmap() syscall

Kernel's physical page allocator attempts to map allocated virtual page in particular memory device

Legacy app does not exploit power variability!

ViPZonE app consolidates pages onto low power zones!

Ph.D. Final Defense May 12, 2017

Part 1: Opportunistically Exploiting Memory Variability Summary of ViPZonE

- Up to 27.8% energy savings on Intel Sandy Bridge/DDR3 testbed desktop
- No more than 4.8% performance degradation

rariant of malloc() in modified

Use ViPZonE when high memory-level parallelism or bandwidth is not needed

Physical zoning inherently trades off benefits of striping for resource consolidation and exploitation of device variations

Opportunistically save energy in today's systems with no hardware changes

Through smart management of physical memory variation signatures

Power

DPCS: Saving Energy in SRAM Caches with Dynamic Power/Capacity Scaling

Collaborators:

Dr. Abbas BanaiyanMofrad (UC Irvine) Prof. Nikil Dutt (UC Irvine) Prof. Alex Nicolau (UC Irvine) Prof. Puneet Gupta (UCLA) Gottscho et al., DAC'14

Publications:

Dutt et al., DAC'14 <u>Gottscho et al., TACO'15</u> Wanner et al., it'15

Chapter 3

Part 1: Opportunistically Exploiting Memory Variability

Summary of DPCS

[Gottscho DAC'14, Dutt DAC'14, Gottscho TACO'15, Wanner it'15]

- Pre-characterize SRAM faults using BIST
- Encode min non-faulty VDD on per-block basis
 - Store in modified tag array with 2 extra bits per block





- High performance mode
 - Full VDD & cache capacity
- Low power mode
 - Reduced VDD, disabled faulty blocks

Part 1: Opportunistically Exploiting Memory Variability

Summary of DPCS

- Up to 79% total cache energy savings
- Up to 26% total system energy savings
- Average 2.24 % performance overhead
- 6% total cache area overhead

Power vs. capacity tuning

Useful energy efficiency knob, complements DVFS

Fault Inclusion Property

Exploit it for efficient storage of fault maps

Opportunistic approach to energy-efficient caches Leverage variability without harming reliability or performance

Reduced VDD, disabled faulty blocks

X-Mem: A New Tool for Case Studies on Memory Performance Variability

Collaborators:

Dr. Sriram Govindan (Microsoft) Dr. Bikash Sharma (Microsoft) Dr. Mohammed Shoaib (Microsoft Research) Prof. Puneet Gupta (UCLA) Publications:

Gottscho et al., ISPASS'16

Chapter 4

Part 1: Opportunistically Exploiting Memory Variability

Summary of X-Mem

[Gottscho ISPASS'16]



Code at http://nanocad-lab.github.io/X-Mem

Part 1: Opportunistically Exploiting Memory Variability Summary of X-Mem

New flexible tool for characterizing memory systems

Surpasses capabilities of all prior tools

Key Features

(A) Diverse access patterns
(B) Cross-platform
(C) Flexible metrics
(D) Extensible

Performance

Three case studies

Explored efficacy of opportunistic variation-aware DRAM latency tuning

Code at <u>http://nanocad-lab.github.io/X-Mem</u>

Ph.D. Final Defense May 12, 2017

/lark Gottscho <mgottscho@ucla.edu> -- UCLA Electrical Engineering

Agenda

- Introduction
- Part 1: Exploiting Variability
 - ViPZonE
 - DPCS
 - X-Mem
- Part 2: Coping with Errors
 - Performability
 - SDECC
 - ViFFTo
- Conclusion and Directions for Future Work

Performability: The Impact of Corrected Memory Errors on Performance

Collaborators:	Publications:
Dr. Mohammed Shoaib (Microsoft Research) Dr. Sriram Govindan (Microsoft) Dr. Bikash Sharma (Microsoft) Dr. Di Wang (Microsoft Research) Prof. Puneet Gupta (UCLA)	<u>Gottscho et al., CAL'16</u>

Chapter 5

How Fault Tolerance Impacts Cloud Application Performance



Measured Performance Degradation

[Gottscho CAL'16]

X-Mem extended: controlled injections of correctable memory errors in production-spec cloud server





Queuing-Theoretic Models for Performance Degradation

Batch applications on multiprocessors with broadcast error handling



Summary of Performability



Recommendations

- Integrate performability models and empirical data into high-level TCO models
- *Reduce* the overhead of hardware error reporting via architecture/firmware/OS optimizations
- *Prevent* faults proactively using page retirement and variation-aware memory management

Agenda

- Introduction
- Part 1: Exploiting Variability
 - ViPZonE
 - DPCS
 - X-Mem
- Part 2: Coping with Errors
 - Performability
 - SDECC
 - ViFFTo
- Conclusion and Directions for Future Work

SDECC: Recovering from Detected-but-Uncorrectable Memory Errors using Software-Defined Error-Correcting Codes

Collaborators:

Clayton Schoeny (UCLA) Prof. Lara Dolecek (UCLA) Prof. Puneet Gupta (UCLA) Publications:

<u>Gottscho et al., SELSE'16</u> <u>Gottscho et al., DSN-W'16</u> <u>Gottscho et al., 2017</u> manuscript submitted and under peer review

Chapter 6

SDECC Concept

[Gottscho SELSE'16, Gottscho DSN-W'16, Gottscho '17]



Ph.D. Final Defense May 12, 2017

Mark Gottscho <mgottscho@ucla.edu> -- UCLA Electrical Engineering

Candidate Codewords

[Gottscho SELSE'16, Gottscho DSN-W'16, Gottscho '17]

Example using SECDED



Analysis of Existing ECC Codes

[Gottscho '17]

Class of Code	Type of Code	n	k	t	q	# ways DUE	Avg. # C.C.	Baseline Prob. Success
32-bit SECDED	[Hsiao IBM Jour. '70]	39	32	1	2	741	12.04	8.50%
32-bit SECDED	[Davydov Trans.IT '91]	39	32	1	2	741	9.67	11.70%
64-bit SECDED	[Hsiao IBM Jour. '70]	72	64	1	2	2556	20.73	4.97%
64-bit SECDED	[Davydov Trans.IT '91]	72	64	1	2	2556	16.62	6.85%
32-bit DECTED	-	39	32	2	2	14190	4.12	28.20%
64-bit DECTED	-	79	64	2	2	79079	5.40	20.53%
128-bit SSCDSD (ChipKill- Correct)	[Kaneda Trans. Comp '82]	36	32	1	16	141750	3.38	39.88%

Computing Candidate Codewords

[Gottscho '17]

Algorithm

For each symbol-wise error position For each symbol-wise error value *Perturb* received string using current position/value ECC-decode the perturbed string If decoder produces a codeword Add codeword to list of candidates Decoded bit flip **Example using SECDED** Candidate Codewords Perturbed 1000 1000 1000 0001 **Original Codeword** bit flip 0000 0000 0000 0000 0110 1000 1000 0000 3-bit DUE. Received String (2-bit DUE) 0001 1000 1000 not a candidate! 0000 1000 1000 0000 0000 0000 0000 0000

Actual error positions

Ph.D. Final Defense May 12, 2017

Mark Gottscho <mgottscho@ucla.edu> -- UCLA Electrical Engineering

Exploiting Data Side Information in Memory

[Gottscho SELSE'16, Gottscho DSN-W'16, Gottscho '17]

Data types

• uint32_t, double, pointers, packed arrays, classes...

Object states

• Assertions, invalid pointers...

Data correlation

• **Previously used for compression** [Yang MICRO'00, Alameldeen '04, Pekhimenko PACT'12]



Ph.D. Final Defense May 12, 2017

Data Entropy-based Recovery Policy

[Gottscho '17]

- Use entropy to determine most-correlated candidate codeword
 - High entropy detected → force a panic
 - Low entropy detected → heuristically recover

 x_i : Value of byte *i* in 64B cache line

Entropy:
$$H(X) = -\sum_{i=1}^{64} P(x_i) \log_2 P(x_i)$$



Ph.D. Final Defense May 12, 2017

Architectural Support: SDECC for Main Memory

[Gottscho '17]

- Existing DRAM systems already have most of the required support for SDECC
 - ECC decoder
 - Error status registers
 - Error-reporting interrupts
- We only need to expose the corrupted cacheline to system software!
 - Extend functionality of existing error status registers and interrupt

No performance/energy overhead in common cases with no DUE!



Overall SDECC Approach

[Gottscho SELSE'16, Gottscho DSN-W'16, Gottscho '17]



Results: DUE Recovery Breakdown

[Gottscho '17]

- Trace-based fault injection campaign
- 20 SPEC CPU2006
 benchmarks
- RISC-V instruction set architecture



Results for Approximation-Tolerant Applications

	blackscholes	fft	inversek2j	jmeint	jpeg	sobel				
Success	83.8	49.5	82.9	90.4	92.4	90.8				
Forced Panic	9.6	38.6	11.4	4.9	4.6	6.0				
MCE Total	6.4	11.8	5.5	4.5	2.8	3.1				
Breakdown of MCE Total										
Benign	4.8	6.5	4.2	3.2	1.5	2.5				
Crash	0.5	0.9	0.2	0.8	0.6	0.5				
Hang	0.4	0.0	0.0	0.0	0.0	0.0				
Tol. NSDC	0.5	3.3	0.6	0.1	0.4	0.0				
Intol. NSDC	0.1	1.0	0.4	0.4	0.3	0.1				

[Gottscho '17]

Original image (jpeg benchmark)

[72,64,4] 2

Hsiao SECDED

Worst-case corrupted image (out of 1000)

Pixel Delta







Ph.D. Final Defense May 12, 2017

Pruning Candidates with Lightweight Hashes

[Gottscho '17]

What if we could prune the list of candidate codewords to improve chance of recovery?

Solution: lightweight hashes

- Compute small (4, 8, or 16-bit) universal hash of original cacheline, store in memory
- If-and-only-if DUE occurs:
 - Read out original hash
 - Compare it against computed candidate hashes

Lightweight Hash Implementation: ChipKill

[Gottscho '17]



Ph.D. Final Defense May 12, 2017

Mark Gottscho <mgottscho@ucla.edu> -- UCLA Electrical Engineering
Part 2: Opportunistically Coping with Memory Errors

Overall SDECC Approach <u>With Hashes</u>

[Gottscho '17]



Results: DUE Recovery Breakdown with Hashes

[Gottscho '17]

Lightweight hashes can improve SDECC recovery rates by orders of magnitude

Rates of Successful DUE Recovery

	baseline	none	4-bit	8-bit	16-bit
SECDED	5%	71.6%	87.8%	98.56%	N/A
ChipKill	39.9%	85.7%	98.05%	99.940%	99.9999%

SDECC Failure Rate With Hashes (Forced Panic or Induced MCE)



Part 2: Opportunistically Coping with Memory Errors

Summary of SDECC

[Gottscho SELSE'16, Gottscho DSN-W'16, Gottscho '17]

Reliability Benefits

- Approximation-tolerant applications
 - Recover up to 92.4% of DUEs with [72,64,4]_2 SECDED
 - As low as 0.1% intolerable NSDC rate
- Approximation-intolerant applications with 16-bit Lightweight Hash
 - Recover up to 99.9999% of DUEs with [36,32,4]_16 SSCDSD ChipKill-correct
 - MCE rate less than 0.2 ppm of DUEs

Applications to several domains

- <u>Supercomputing</u>: help reduce checkpoint frequency, saving time/energy
- <u>Approximation-tolerant IoT devices</u>: support error correction at low cost
- <u>Real-time embedded systems</u>: avoid missing deadlines when errors occur

Agenda

- Introduction
- Part 1: Exploiting Variability
 - ViPZonE
 - DPCS
 - X-Mem
- Part 2: Coping with Errors
 - Performability
 - SDECC
 - ViFFTo
- Conclusion and Directions for Future Work

Part 2: Opportunistically Coping with Memory Errors

ViFFTo: Virtualization-Free Fault Tolerance for Embedded Scratchpad Memories at Low Cost

Collaborators:

Irina Alam (UCLA) Clayton Schoeny (UCLA) Prof. Lara Dolecek (UCLA) Prof. Puneet Gupta (UCLA) **Publications:**

<u>Gottscho et al., 2017</u> manuscript submitted and under peer review

Chapter 7

Part 2: Opportunistically Coping with Memory Errors

ViFFTo Approach

[Gottscho '17]



Ph.D. Final Defense May 12, 2017

FaultLink: Guarding Against Hard Faults at Link-Time

[Gottscho '17]



Part 2: Opportunistically Coping with Memory Errors

Results: Hard Faults

[Gottscho '17]



SDELC: Guarding Against Soft Faults at Run-Time

[Gottscho '17]

Software-Defined Error-Localizing Codes (SDELCs)

- Based on novel Ultra-Lightweight Error-Localizing Codes (UL-ELCs)
 - Between parity & Hamming code

May 12, 2017

Detect & localize 1-bit errors to specific chunk

Software-Defined Recovery using Embedded C Library

Application-driven data & instruction recovery policies



Part 2: Opportunistically Coping with Memory Errors

Results: Soft Faults

[Gottscho '17]



70% of single-bit errors can be recovered at less than half the cost of a standard Hamming code!

Ph.D. Final Defense May 12, 2017 Part 2: Opportunistically Coping with Memory Errors

Summary of ViFFTo

[Gottscho '17]

- ViFFTo opportunistically copes with memory errors in lowcost IoT devices
 - FaultLink can reduce VDD by up to 440 mV
 - SDELC can recover 70-90% of single-bit soft faults
- · Minimal or no hardware overheads required
 - Improve yield (cost), energy, and reliability of IoT devices
 - Safest for approximation-tolerant applications

Agenda

- Introduction
- Part 1: Exploiting Variability
 - ViPZonE
 - DPCS
 - X-Mem
- Part 2: Coping with Errors
 - Performability
 - SDECC
 - ViFFTo
- Conclusion and Directions for Future Work

Conclusion and Directions for Future Work

Summary of Dissertation

- Addressing energy efficiency and resiliency of memories is essential
- Opportunistic memory systems can help solve this problem!
- Part 1: ViPZonE, DPCS, X-Mem
 - Exploited hardware variability
- Part 2: Performability, SDECC, ViFFTo
 - Coped with memory errors



Open-source code available at <u>https://github.com/nanocad-lab</u> Data available at <u>http://nanocad.ee.ucla.edu/Main/DownloadForm</u> Conclusion and Directions for Future Work

Directions for Future Work

- Short-term
 - Software-Defined ECC with fault models
 - Application-specific fault tolerance for hardware accelerators
 - Adapting techniques to emerging non-volatile memory devices
- Long-term
 - Joint abstractions for heterogeneity and variability
 - Checkerboard Architecture
- Vision
 - Demand for data + hardware specialization \rightarrow Opportunistic Memory Systems

Acknowledgments

Committee

- Prof. Puneet Gupta (advisor)
- Prof. Lara Dolecek
- Prof. Mani Srivastava
- Prof. Glenn Reinman
- UC Irvine
 - Prof. Nikil Dutt
 - Prof. Alexandru Nicolau
 - Dr. Luis A. D. Bathen
 - Dr. Abbas BanaiyanMofrad
- Microsoft
 - Dr. Mohammed Shoaib
 - Dr. Sriram Govindan
 - Dr. Bikash Sharma
 - Dr. Di Wang
 - Mike Andrewartha
 - Mark Santaniello
 - Dr. Jie Liu
 - Dr. Badriddine Khessib
 - Dr. Kushagra Vaid

- Qualcomm
 - Dr. Greg Wright
- UCLA doctoral students
 - Clayton Schoeny
 - Dr. Fred Sala
 - Salma Elmalaki
 - Dr. Lucas Wanner

UCLA NanoCAD Lab

- Irina Alam
- Dr. Shaodi Wang
- Dr. Liangzhen Lai
- Yasmine Badr
- Saptadeep Pal
- Dr. Abde Ali Kagalwalla
- Weiche Wang
- Dr. Rani Ghaida
- Dr. John Lee
- UCLA department staff
 - Deeona Columbia
 - Sandra Bryant
 - Mandy Smith
 - Ryo Arreola
- Funding
 - Qualcomm Innovation Fellowship
 - UCLA Dissertation Year Fellowship
 - US National Science Foundation Variability Expedition Grant No. CCF-1029783
 - UCLA Electrical Engineering Department PhD Fellowship

Publications

Mark Gottscho, Irina Alam, Clayton Schoeny, Lara Dolecek, and Puneet Gupta. "Low-Cost Memory Fault Tolerance for IoT Devices," 10 pages. Manuscript submitted and under review, April 2017.

Mark Gottscho, Clayton Schoeny, Lara Dolecek, and Puneet Gupta. "Software-Defined ECC: Recovery from Detected-but-Uncorrectable Memory Errors," 14 pages. Manuscript submitted and under review, April 2017.

Mark Gottscho, Mohammed Shoaib, Sriram Govindan, Bikash Sharma, Di Wang, and Puneet Gupta. "Measuring the Impact of Memory Errors on Application Performance," in IEEE Computer Architecture Letters (CAL), 4 pages. Pre-print available online August 2016. DOI: 10.1109/LCA.2016.2599513

Mark Gottscho, Clayton Schoeny, Lara Dolecek, and Puneet Gupta. "Software-Defined Error- Correcting Codes," in Proceedings of the IEEE/IFIP International Conference on Dependable Systems and Networks Workshops (DSN-W), pp. 276-282, Best of SELSE Special Session. Toulouse, France, June 2016. ISBN: 978-1-5090-3688-2, DOI: 10.1109/DSN-W.2016.67

Mark Gottscho, Sriram Govindan, Bikash Sharma, Mohammed Shoaib, and Puneet Gupta. "X-Mem: A Cross-Platform and Extensible Memory Characterization Tool for the Cloud," in Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), pp. 263-273. Uppsala, Sweden, April 2016. ISBN: 978-1-5090-1953-3, DOI: 10.1109/ISPASS.2016.7482101

Mark Gottscho, Clayton Schoeny, Lara Dolecek, and Puneet Gupta. "Software-Defined Error- Correcting Codes," in Silicon Errors in Logic – System Effects (SELSE) workshop, 6 pages. Austin, Texas, USA, March 2016. Best Paper Award.

Qixiang Zhang, Liangzhen Lai, **Mark Gottscho**, and Puneet Gupta. "Multi-Story Power Distribution Networks for GPUs," in IEEE Design, Automation, and Test in Europe (DATE), pp. 451-456, Dresden, Germany, March 2016. ISBN: 978-3-9815-3707-9

Mark Gottscho, Abbas BanaiyanMofrad, Nikil Dutt, Alex Nicolau, and Puneet Gupta. "DPCS: Dynamic Power/Capacity Scaling for SRAM Caches in the Nanoscale Era," in ACM Transactions on Architecture and Code Optimization (TACO), Vol. 12, No. 3, Article 27, 26 pages. Pre-print available online August 2015, in print October 2015. EISSN: 1544-3973, DOI: 10.1145/2792982 Lucas Wanner, Liangzhen Lai, Abbas Rahimi, **Mark Gottscho**, Pietro Mercati, Chu-Hsiang Huang, Frederic Sala, Yuvraj Agarwal, Lara Dolecek, Nikil Dutt, Puneet Gupta, Rajesh Gupta, Ranjit Jhala, Rakesh Kumar, Sorin Lerner, Subhashish Mitra, Alexandru Nicolau, Tajana Simunic Rosing, Mani B. Srivastava, Steve Swanson, Dennis Sylvester, and Yuanyuan Zhou. "NSF Expedition on Variability-Aware Software: Recent Results and Contributions," in De Gruyter Information Technology (it), Vol. 57, No. 3, pp. 181-198. Invited paper. Pre-print available online June 2015. DOI: 10.1515/itit-2014-1085

Salma Elmalaki, **Mark Gottscho**, Puneet Gupta, and Mani Srivastava. "A Case for Battery Charging-Aware Power Management and Deferrable Task Scheduling," in USENIX Workshop on Power-Aware Computing and Systems (HotPower), 6 pages. Bloomfield, Colorado, USA, October 2014.

Mark Gottscho, Abbas BanaiyanMofrad, Nikil Dutt, Alex Nicolau, and Puneet Gupta. "Power / Capacity Scaling: Energy Savings With Simple Fault-Tolerant Caches," in Proceedings of the ACM/IEEE Design Automation Conference (DAC), 6 pages. San Francisco, California, USA, June 2014. ISBN: 978-1-4503-2730-5, DOI: 10.1145/2593069.2593184

Nikil Dutt, Puneet Gupta, Alex Nicolau, **Mark Gottscho**, and Majid Shoushtari. "Multi-Layer Memory Resiliency," in Proceedings of the ACM/IEEE Design Automation Conference (DAC), 6 pages. Invited paper. San Francisco, California, USA, June 2014. ISBN: 978-1-4503-2730-5, DOI: 10.1145/2593069.2596684

Mark Gottscho, Luis A. D. Bathen, Nikil Dutt, Alex Nicolau, and Puneet Gupta. "ViPZonE: Hardware Power Variability-Aware Virtual Memory Management for Energy Savings," in IEEE Transactions on Computers (TC), Vol. 64, No. 5, pp. 1483-1496. Pre-print available online June 2014, in print May 2015. ISSN: 0018-9340, DOI: 10.1109/TC.2014.2329675

Nikil Dutt, Puneet Gupta, Alex Nicolau, Luis A. D. Bathen, **Mark Gottscho**. "Variability-Aware Memory Management for Nanoscale Computing," in Proceedings of the ACM/IEEE Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 125-132. Invited paper. Yokohama, Japan, January 2013. ISBN: 978-1-4673-3029-9, ISSN: 2153-6961, DOI: 10.1109/ASPDAC. 2013.6509584

Luis A. D. Bathen, **Mark Gottscho**, Nikil Dutt, Alex Nicolau, and Puneet Gupta. "ViPZonE: OS-Level Memory Variability-Aware Physical Address Zoning for Energy Savings," in Proceedings of the ACM International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), pp. 33-42. Tampere, Finland, October 2012. ISBN: 978-1-4503-1426-8, DOI: 10.1145/2380445.2380457

Mark Gottscho, Abde Ali Kagalwalla, and Puneet Gupta. "Power Variability in Contemporary DRAMs," in IEEE Embedded Systems Letters (ESL), Vol. 4, No. 2, pp. 37-40. Pre-print available April 2012, in print June 2012. ISSN: 1943-0663, DOI: 10.1109/LES.2012.2192414

Ph.D. Final Defense May 12, 2017

Questions?

BONUS SLIDES

Bonus Slides

1. Introduction

Ph.D. Final Defense May 12, 2017

Main Memory System



May 12, 2017

Faults in the Memory Hierarchy



Ph.D. Final Defense May 12, 2017

How Much Hardware Variability is There?



Measured Power Consumption of 5 Intel Core i5 CPUs [Balaji et al. HotPower'12]









Ph.D. Final Detense May 12, 2017

Bonus Slides

2. ViPZonE

Ph.D. Final Defense May 12, 2017

Motivation: Power Variability in Contemporary DRAMs

[Gottscho et al. ESL'12]

Significant power variations measured in off-the-shelf DDR3 memory





Systems could save energy by exploiting active memory power variability!

Related Work

[Bathen et al. CODES+ISSS'12, Gottscho et al. TC'15]

- Power-aware memory systems
 - Page allocation [Lebeck et al. ASPLOS'00]
 - Scheduler-based [Delaluz et al. DAC'02]
 - Page miss rates [Zhou et al. ASPLOS'04]
 - Adaptive architecture [Zheng et al. MICRO'08]
 - Independent DRAMs [Ahn et al. CAL'08]

Variation-aware circuits and systems

- Task scheduling [Wang et al. ICCAD'07]
- Speed binning multicore processors [Sartori et al. ISQED'10]
- Embedded sensing [Wanner et al. HotPower'10, DATE'11]
- Quality adaptation [Pant et al. GLSVLSI'10]

No prior work on SW-based variation-aware memory management except VaMV [Bathen et al. DATE'12]

Implementation: Lower OS Layer

Physical address zoning

[Bathen et al. CODES+ISSS'12, Gottscho et al. TC'15]



"ViPZonEs" have different power characteristics because they are directly mapped to DIMMs exhibiting variation

DRAM Channel and Rank Interleaving

[Gottscho et al. TC'15]



- Assume DDR3 with:
 - 2 channels
 - 2 DIMMs per channel
 - 2 ranks per DIMM
 - All rank capacities equal
- Assume data mapping:
 - Data striped channels, DIMMs, and ranks @ cache line granularity
 - Stripe size < page size,

e.g. 64B vs 4KB

Conventional interleaving is good for memory-level parallelism for within-page access patterns

Interleaving Disabled

[Gottscho et al. TC'15]



- No striping of adjacent cache lines
- Single-page access = singlerank access
- Non-accessed ranks can enter low power states more often
- BUT: reduced memory-level parallelism for access to adjacent cache lines

Disabling interleaving allows ViPZonE to work but could impact baseline performance

Implementation: Application Layer

[Bathen et al. CODES+ISSS'12, Gottscho et al. TC'15]

#include <stdlib.h> //Special ViPZonE GLIBC with ViPZonE Linux kernel

//...some code...

```
void foo(size_t arraySize) {
int *data_ptr = NULL;
```

//...some write-heavy operations...

Implementation: Upper OS Layer

[Bathen et al. CODES+ISSS'12, Gottscho et al. TC'15]



New apps can exploit ViPZonE, legacy apps work the same

Implementation: Lower OS Layer Physical page allocator

[Bathen et al. CODES+ISSS'12, Gottscho et al. TC'15]



Simplicity → Fast kernel ☺

Simulation Results: Promising Power Savings

[Bathen et al. CODES+ISSS'12]

 Simulations show that memory power savings could be up to ~20%

Using the 1GB DIMM variability data shown earlier



• Performance overhead was expected to be modest



Detailed simulations indicate promising power savings

Average Power Savings (%)

Measured Testbed Results

[Gottscho et al. TC'15]



Good energy savings for non-bandwidthintensive applications

Hypothetical Benefits for NVMs

[Gottscho et al. TC'15]



(a) Fast2 Memory Energy, idle energy removed

(b) Slow2 Memory Energy, idle energy removed

Idle power is the limiting factor for ViPZonE on current hardware

Summary

[Bathen et al. CODES+ISSS'12, Gottscho et al. TC'15]

Benefit Use when high memory-level parallelism or bandwidth not needed

Physical zoning inherently trades off benefits of striping for resource consolidation and exploitation of device variations

Opportunistically save energy in today's systems with no hardware changes

Through smart management of physical memory variation signatures

 Up to 50.7% hypothetical memory energy savings if NVMs used

Bonus Slides


Motivation: Increasing Process Variability Limits SRAM Voltage Scaling

[Gottscho et al. DAC'14]



Limited min-VDD/yield, leakage-dominated caches, increasing portion of overall power

Related Work

- Rich body of work for fault-tolerant voltagescalable (FTVS) cache memories in nanoscale era
 - Leakage reduction (famously: [Powell et al. ISLPED'00, Flautner et al. ISCA'02])
 - Fault tolerant circuits/architecture/ECC [Shirvani & McCluskey VLSI Test '99, Agarwal et al. TVLSI'05, Ansari et al. MICRO'09, Alameldeen et al. TC'11, etc.]

- Memory power/performance scaling [Fan et al. '05, Deng

DPCS is the first FTVS scheme that efficiently leverages multiple voltage levels and power gating of disabled blocks, and supplements DVFS for logic

Question

[Gottscho et al. DAC'14, TACO'15]

How to optimize SRAM for the "best" *system-level* tradeoffs in <u>energy</u>, <u>reliability</u>, <u>performance</u>, & <u>area</u>?

There are many possible fault-tolerant cache design schemes that can be used!

Amdahl's Law Re-Formulated

[Gottscho et al. DAC'14, TACO'15]



Using Fault Tolerance to Achieve Lower min-VDD

[Gottscho et al. DAC'14]

Many fault-tolerant, voltage-scalable (FTVS) approaches lower min-VDD using sophisticated fault tolerance methods

Baseline Cache @ Nominal VDD – No Fault Tolerance

PURPLE = periphery @ full VDD

BLUE = SRAM cells (bright is higher VDD)



Ph.D. Final Defense May 12, 2017

Using Fault Tolerance to Achieve Lower min-VDD

[Gottscho et al. DAC'14]

Many fault-tolerant, voltage-scalable (FTVS) approaches lower min-VDD using sophisticated fault tolerance methods

ECC Cache, Data Array @ 0.7 VDD

Row Decode **PURPLE** = periphery SRAM ECC Bits @ full VDD SRAM **SRAM BLUE** = SRAM cells Tag **Data Array** (bright is higher Array Col. Dec. Cmp Col. Decode ECC

Ph.D. Final Defense May 12, 2017

VDD)

Using Fault Tolerance to Achieve Lower min-VDD

[Gottscho et al. DAC'14]

Many fault-tolerant, voltage-scalable (FTVS) approaches lower min-VDD using sophisticated fault tolerance methods

ECC + Faulty Set Remapping Cache, Data Array @ 0.5 VDD



Min-VDD can be a misleading metric...

SRAM "Fault Inclusion Property"

[Gottscho et al. DAC'14, TACO'15]



We can now efficiently store multi-VDD fault maps with low overhead... Trade off cache capacity and power dynamically!

Architectural Mechanism

[Gottscho et al. DAC'14, TACO'15]



- <u>No redundancy</u> just sacrifice faulty blocks as VDD scales
 - # good blocks fall off a "cliff" anyway
 - Redundancy can only do so much
 - Negligible area overhead

Simplicity is key to low overheads

Power/Capacity Scaling

[Gottscho et al. DAC'14, TACO'15]

- To adjust data array VDD
 - Temporarily stall accesses
 - Cache controller finds the blocks that will become faulty at next VDD using *FM* bits
 - Flush those blocks that are also Valid & Dirty
 - Then set Faulty bits, power gating them
 - Adjust VDD, wait for voltage to settle
 - Resume operations
- Two general types of runtime policies

Power gate cache blocks that are disabled for extra power savings

Static & Dynamic Power/Capacity Scaling Policies

- <u>Static (SPCS) Policy</u>: Choose single optimal VDD at design, test, or boot time
- <u>Dynamic Policy 1 (DPCS1)</u>: Based on access diversity <----> spatial locality
- <u>Dynamic Policy 2 (DPCS2)</u>: Based on average access time <---> temporal locality

DPCS: Performance OK → lower VDD, etc. Adapt within and across applications

Evaluation Setup

[Gottscho et al. DAC'14, TACO'15]

- 45nm SOI
- 2 system/cache configurations for L1 & L2
- 3 permitted VDD levels
- SPEC CPU2006



Analytical Results



Ph.D. Final Defense May 12, 2017

Simulation Results





Summary

[Gottscho et al. DAC'14, TACO'15]

Power vs. capacity tuning Useful energy efficiency knob, complements DVFS

Fault Inclusion Property Exploit it for efficient storage of variation signatures

Opportunistic cache energy savings Leverage variability without harming reliability or performance

Ph.D. Final Defense May 12, 2017

Bonus Slides

4. X-Mem

Ph.D. Final Defense May 12, 2017

Motivation: Memory is Important in Cloud Computing

- Cloud subscribers want to maximize app. performance
- Cloud providers want to minimize CapEx/OpEx given SLAs
- Needs pressure memory hierarchy: characterization is critical
- Memory benchmarking tools don't meet key requirements
 - (A) Access pattern diversity
 - (B) Platform variability
 - (C) Metric flexibility
 - (D) Tool extensibility

Tool	Thru- put	Lat.	Loaded Lat.	Multi- Thrd.	NUMA	Lrg. Pages	Power	Cach Men		S	Sou	rce	COC om/l	de: Micro	osof	t/X-Mem			Flex.	(D) Tool Extens.
	-	1		-	1	-	I			2							-			
STREAM v5.10 [13]	✓			0				0	V .											
STREAM2 v0.1 [14]	 Image: A second s			0				0	 Image: A set of the set of the							AN				
Imbench3 [15]	1	1		1				0	✓		\checkmark	0	0			С				
TinyMemBench v0.3.9 [16]	 Image: A second s	1				 Image: A start of the start of		✓	 Image: A second s		\checkmark	0	0	1	-	С				
mlc v2.3 [17]	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark		 Image: A start of the start of	\checkmark	\checkmark	\checkmark	✓								
X-Mem v2.2.3 [18] [19]	1	1	1	1	1	1	1	1	1	1	1	1	1	1	5	C++	1	1	1	1

We propose X-Mem, a new tool!

cad-lab github io/X-Mem

Project homepage:

Idea: Exploit Memory Process Variation for Higher Performance/Watt at Lower Cost



Idea: DIMM Provisioning



performance on this system.

Buy higher performance DIMMs, which come at higher cost.

Ph.D. Final Defense May 12, 2017

Mark Gottscho <mgottscho@ucla.edu> -- UCLA Electrical Engineering

Unloaded

Related Work

- My own prior work showed up to 25% power variation across DDR3 DIMMs of same specs [Gottscho et al. ESL'12]
- ViPZonE exploited power variation for energy savings [Bathen et al. CODES+ISSS'12, Gottscho et al. TC'15]
- A recent study proposed variation-aware tuning of DRAM timings [Chandrakesar et al. DATE'14]
 - They found up to 25-35% latency and/or bandwidth improvements possible at DRAM level
 - Problems: Their approach is not scalable & system-level impact was not evaluated
 - Recently followed up by AL-DRAM [Lee et al. HPCA'15], which was done concurrently with this work

Question: How to evaluate efficacy of variation-aware DRAM performance tuning?

Objective

[Gottscho et al. ISPASS'16]

Develop a new software tool

that can evaluate memory variation-aware solutions

for improving <u>energy efficiency</u>

and support other uses by the community.

Tool	Thru- put	Lat.	Loaded Lat.	Multi- Thrd.	NUMA	Lrg. Pages	Power	Cache & Mem.	Native Linux	Native Win.	x86	x86-64	ARM	Vector Inst.	Open Src.	Lang.	(A) Acc. Patt. Divers.	(B) Platf. Var.	(C) Metric Flex.	(D) Tool Extens.
STREAM v5.10 [13]	✓			0				0	1		✓	0	0		✓	C, FORTRAN	1			
STREAM2 v0.1 [14]	✓			0				0	 Image: A set of the set of the		1	0	0		✓	FORTRAN				
Imbench3 [15]	✓	1		 Image: A second s				0	 Image: A set of the set of the		1	0	0		✓	С				
FinyMemBench v0.3.9 [16]	✓	✓				 Image: A second s		✓	✓		1	0	0	✓	✓	С				
mlc v2.3 [17]	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark		\checkmark	\checkmark	\checkmark	\checkmark	\checkmark								
X-Mem v2.2.3 [18], [19]	✓	~	 ✓ 	✓	√	~	✓	✓	✓	✓	\checkmark	✓	\checkmark	✓	✓	C++	\checkmark	\checkmark	~	√

Ph.D. Final Defense May 12, 2017

X-Mem Design

[Gottscho et al. ISPASS'16]

- Object-oriented C++
- Caches through DRAM
- (A) Access pattern diversity
- (B) Platform variability
- (C) Metric flexibility
- (D) Tool extensibility
- Open-source
- User-friendly CLI & documentation



Latest SW, documentation, data available @ <u>https://nanocad-lab.github.io/X-Mem</u>

X-Mem Feature: (A) Access Pattern Diversity

[Gottscho et al. ISPASS'16]

6 Degrees of Freedom

1.	Access granularity	32, 64, 128, and 256-bit chunk sizes
2.	Access types	Read or write
3.	Access patterns	Random, sequential and strided in $\pm 2^{0-4}$ chunks
4.	Parallelism	Multithreaded
5.	Page sizes	Large and normal
6.	Topologies	CPU and memory NUMA nodes, core affinity

 (D) Tool Extensibility: Developers can easily add specialized patterns through new benchmark kernel functions

X-Mem Feature: (B) Platform Abstractions

[Gottscho et al. ISPASS'16]

1.	OS Support	Windows, GNU/Linux
2.	Architectural support	x86, x86-64 with(out) AVX SIMD extensions ARMv7 with(out) NEON SIMD extensions, ARMv8

- All OS and hardware-specific implementation details are abstracted via OOP techniques and preprocessor macros
 - Includes benchmark kernels, high-resolution timers, power measurement etc.
- Portable SCons-based build system using Python
- (D) Tool Extensibility: Ports to other OSes and architectures possible with relatively little effort. Enables apples-to-apples memory hierarchy comparisons.

X-Mem Feature: (C) Metric Flexibility

- **Performance:** X-Mem measures real performance of the memory hierarchy as could be seen by an application
 - Average aggregate throughput
 - Average unloaded latency
 - Average loaded latency

• Power

- Average and peak DRAM power
- Simple software hooks for custom power measurement hardware
- (D) Tool Extensibility: shared-data throughput, percentile statistics, variance, data-aware power/performance bookkeeping for NVMs etc.

Experimental Platform Details

[Gottscho et al. ISPASS'16]

System N	Jame	ISA	CPU	No. Cores	CPU Freq.		L1\$			L2\$	L3\$		\$ Blk.	Process	OS	NUMA	ECC
Deskto	pp	x86-64	Intel Core i7-3820	4	3.6 GHz*,	s	plit, priv	ate,	рі	rivate,	share	d,	64 B	32 nm	Linux		
	w/ AVX		(Sandy Bridge-E)		$1.2~\mathrm{GHz}$	32 KiB, 8-way		256 K	KiB, 8-way	vay 10 MiB, 20-way							
Server	r	x86-64	Dual Intel Xeon	12	$2.4~\mathrm{GHz}$	split, private,		ate,	рі	rivate,	share	d,	64 B	22 nm	Win.	\checkmark	 ✓
		w/ AVX2	E5-2600 v3 series	per CPU		32 KiB, 8-way		way	256 K	KiB, 8-way	30 MiB, 2	0-way					
			(Haswell-EP)														
Microser	rver	x86-64	Intel Atom S1240	2	$1.6~\mathrm{GHz}$	S	plit, priv	ate,	рі	rivate,	-		64 B	32 nm	Win.		 ✓
			(Centerton)			24 KiB 6-way data,		512 K	GB, 8-way								
		1016 - 1			1.0.011	32 ł	AIB 8-wa	y inst.					00 D		T .		
PandaBoar	d (ES)	ARMV7-A	$\begin{array}{c} \text{TI OMAP 4460} \\ \text{(ADM C} + - \mathbf{A0} \end{array}$	2	1.2 GHz	S]	plit, priv	ate,	shared, -			32 B	45 nm	Linux			
		w/ NEON	(ARM Cortex-A9)		0.1.CU	32	2 K1B, 4-	way	1		1	1	C4 D	45	т.		
Azure V	IVI	x80-04	AMD Opteron	4	2.1 GHz	S	plit, priv	ate,	pi 510 V	rivate,	share	d,	64 B	45 nm	Linux		✓
Amazon	41/1 HE		4	20 CHz	04	FRID, 2-	way	512 K	niveto	o Mib, 40	5-way d	64 P	<u>99 nm</u>	Linux			
Amazon	$w/\Delta V Y 2$ (Haswell ED)		4	2.9 GHZ	30	$\mathbf{N}_{\mathbf{R}}$	ate,	256 KiB. 8-way		25 MiB 2	u, O-wav	04 D	22 mm	Linux		×	
ARMSer	MServer ABMy7-A Marvell Armada 370		4	1.2 GHz	57	plit. priv	ate.	200 H	rivate.	20 MID, 2	0-way	32 B	?	Linux		?	
(ARM Cortex-A9)			1.2 0112	32 Kil	B. 4/8-w	av (I/D)	256 K	(iB. 4-wav			02 10		Linux				
System	System Config. Name		Memory	No.	DPC	BPD			han. n(CAS - clk	nRO	CD - cll	a nBP	- clk	nBAS	- clk	
Name	me		Type	Channels	DIC		Capaci	tv M	T/s (t	CAS - ns)	(tR	CD - ns	(tRP	- ns)	(tRAS	- ns)	
Dealston*	100	0 MT / N	In a Timin an IC		4	0	2	2 C:D) 1	222 0	(12 mg)	0.0	12 5 ma)	11 (16	(5 mg)	24 (26)	0.22
Desktop	1000	$SMI/S, N$ $MT/c \sim 20$	ominai 1 imings 40	DDR3 U	4	2	2	2 GID		200 9 200 10	(13.3 Hs)	9	(18.0 mg)		0.5 ns	24 (30.	0 ns
Desktop	1333 1	MT/s, ≈33	7% Slower Timings 40	DDR3 U	4	2	2			800 7	(17.5 ms)	12 ((18.0 ns)	10 (22	$(0, m_{\rm s})$	32 (48.	0 ns
Deskiop	000	MI/s, N	ominai 1 inings 40	DDR3 U	4	2	2			800 1	(17.5 ns)		(05.0 ms)	8 (20	(0 ns)	10(40.	(0 ns)
Desktop	800 1	$11/s, \approx 33$	% Slower Timings 40	DDR3 U	4	2	2		5 6		(25.0 ns)		(25.0 ns)	11 (27	.5 ns	22 (55.	0 ns
Desktop	133	3 MT/s, N	ominal Timings IC	DDR3 U	1	2	2			333 9	(13.5 ns)	9 (13.5 ns		0.5 ns	24 (36.	0 ns
Desktop	1333 1	$MT/s, \approx 33$	% Slower Timings 1C	DDR3 U	1	2	2	2 GiB			(18.0 ns)		(18.0 ns)	15 (22	2.5 ns	32 (48.	0 ns
Desktop	800	MT/s, N	ominal Timings IC	DDR3 U	1	2	2	2 GiB	8 8	800 7	(17.5 ns)		17.5 ns	8 (20	0 ns	16 (40.	0 ns
Desktop	top 800 MT/s, $\approx 33\%$ Slower Timings 1C			DDR3 U	l	2	2	2 GiB	5 2	800 10	0(25.0 ns)	10 ((25.0 ns)	11 (27	(.5 ns)	22 (55.	0 ns
Server*	1.	333 MT/s,	Nominal Timings	DDR3 R	4 per CPU	1	2	16 Gil	8 1	.333 9	(13.5 ns)	9 (13.5 ns)	9 (13	.5 ns	24(36.	0 ns
Server	1333	$3 MT/s, \approx$	33% Slower Timings	DDR3 R	4 per CPU	1	2	16 Gil	3 1	333 12	(18.0 ns)	12 ((18.0 ns)	12 (18	3.0 ns	32(48.	0 ns
Server	1	600 MT/s,	Nominal Timings	DDR3 R	4 per CPU	1	2	16 Gil	B 1	600 11	(13.75 ns)	11 (13.75 ns) 11 (13)	.75 ns	29(36.2)	25 ns
Server	1600 MT/s, \approx 33% Slower Timings			DDR3 R	4 per CPU	1	2	16 Gil	B 1	600 15	(18.75 ns)	15 (18.75 ns) 15 (18)	.75 ns	38(47.	5 ns)
Server	1	867 MT/s,	Nominal Timings	DDR3 R	4 per CPU	1	2	16 Gil	B 1	867 13	(13.92 ns)	13 (13.92 ns) 13 (13)	.92 ns)	34 (36.4	12 ns
Server	186'	$7 MT/s, \approx$	33% Slower Timings	DDR3 R	4 per CPU	1	2	16 Gil	B 1	867 18	(19.28 ns)	18 (19.28 ns) 18 (19)	.28 ns)	46 (49.2	27 ns

Ph.D. Final Defense May 12, 2017

Case Study 1: Characterization of the Memory Hierarchy for Cloud Subscribers

[Gottscho et al. ISPASS'16]

• Cloud subscribers should measure Interaction of NUMA and Page Size



X-Mem can uncover performance effects that only manifest at a system level

Case Study 1: Characterization of the Memory Hierarchy for Cloud Subscribers

[Gottscho et al. ISPASS'16]



X-Mem can quantify various aspects of performance for cache and memory architectures

Case Study 1: Characterization of the Memory Hierarchy for Cloud Subscribers

[Gottscho et al. ISPASS'16]

Desktop Platform Insights: L1 Data Cache Architecture 256-bit ----64-bit Loads reads are 2x 128-bit 128-bit Loads 256-bit Loads reads, don't 120000 suffer from Throughput (MiB/ Average Read 100000 striding Cache read port 80000 is 128 bits wide Drops occur 60000 at 64 B 40000 strides, 20000 revealing block size 0 1 2 8 16 4

X-Mem can reveal hidden details of cache and memory micro-architectures

Case Study 2: Cross-Platform Insights for Cloud Subscribers

[Gottscho et al. ISPASS'16]

- Cloud subscribers can use Kellemytocalifectly compare
- memory pe 2 1000 PandaBoard Microserver • x86 vs. AF 🕺 ARMServer Virtual vs. Wimpy group Wimpy vs. 🙎 100 Apples-to-AzureVM • This capab 10 Choose a Server Average Desktop AmazonVM Brawny group

X-Mem can perform apples-to-apples comparisons between diverse platforms

Case Study 2: Cross-Platform Insights for Cloud Subscribers

[Gottscho et al. ISPASS'16]

Cross-Platform Insights: Main Memory Loaded Latency



X-Mem can perform apples-to-apples comparisons between diverse platforms

Case Study 3: Impact of Variation-Aware Tuning of Platform Configurations for Cloud Providers

[Gottscho et al. ISPASS'16]

- Cloud providers can use Man Memetoaetoaetoaetoateatheresensitiwitysof system-level perf _a 500 1867 MT/s 4C Bound 450 1867 MT/s, Nominal Timings configurations 1867 MT/s, ~33% Slower Timings 400 1600 MT/s 4C Bound Number of DRAM (ccess) Ē 350 1600 MT/s, Nominal Timings DRAM timing paral 💂 1600 MT/s, ~33% Slower Timings 300 [Gottscho ESL'12, CODI –1333 MT/s 4C Bound ns/ 250 1333 MT/s, Nominal Timings' Analyze throughpu 1333 MT/s, ~33% Slower Timinas 200 etc. 150 This capability en 100 50
 - Optimally configure §
 - Maximize performa



10000

20000

30000

40000

50000

60000

0

0

Case Study 3: Impact of Variation-Aware Tuning of Platform Configurations for Cloud Providers

[Gottscho et al. ISPASS'16]

Desktop @ 3.6 GHz Platform



Case Study 3: Impact of Variation-Aware Tuning of Platform Configurations for Cloud Providers

[Gottscho et al. ISPASS'16]

Remote access: Up to 45% slower

channels: no impact

Mem. Channel Frequency \rightarrow	1867 MT/s	1867 MT/s	1600 MT/s	1600 MT/s	1333 MT/s	1333 MT/s	800 MT/s	800 MT/s
	Nom.	pprox 33% Slow	Nom.	pprox 33% Slow	Nom.	pprox 33% Slow	Nom.	pprox 33% Slow
Server (NUMA Local, Lrg. Pgs.)	91.43	91.54	91.66	95.74	91.99*	97.61	-	-
Server (NUMA Remote, Lrg. Pgs.)	126.51	128.54	129.62	139.25	133.59*	141.69	-	-
Desktop 4C @ 3.6 GHz	-	-	-	-	73.33*	81.91	97.21	110.89
Desktop 1C @ 3.6 GHz	-	-	-	-	72.38	80.94	97.36	109.56
Desktop 4C @ 1.2 GHz	-	-	-	-	109.65	118.25	131.86	145.76
Desktop 1C @ 1.2 GHz	-	-	-	-	108.44	117.09	131.85	144.46

Figure: <u>Sensitivity of unloaded latency</u> (ns/access) w.r.t. CPU & DDR3 frequency, DRAM timing, # DDR3 channels

CPU underclocked 3X: 50% higher DRAM lat.

DRAM timings 33% slower

 \rightarrow up to 12% slower overall

Benchmarks are	Benchmark	Config.	1 T	2T	3 T	4T	
memory BW starved	canneal	1333 MT/s 4C*	9.74%	9.02%	8.83%	8.89%	Memory has enough
relative impact of DRAM	canneal	800 MT/s 1C	9.90%	9.29%	8.38%	7.83%	BW; benchmarks
timings is LESS w/	streamcluster	1333 MT/s 4C*	11.14%	11.53%	11.82%	12.24%	appear latency-bound
more threads	streamcluster	800 MT/s 1C	8.10%	5.93%	2.63%	1.24%	

Figure: Impact of 33% slower DRAM timings

X-Mem shows that variation-aware DRAM perf. tuning makes sense only when BW bottlenecks are removed

Summary

[Gottscho et al. ISPASS'16]

New flexible tool for characterizing memory systems Surpasses capabilities of all prior tools

Several key features enable broad usability (A) Access pattern diversity, (B) Platform variability, (C) Metric flexibility, (D) Tool extensibility

Characterization is critical to opportunistic memory systems Data-driven exploitation of performance and power variability

Ph.D. Final Defense May 12, 2017

Bonus Slides

5. Performability
Motivation & Related Work

- Datacenters are growing in size
 - Prolific demand for memory
 - Increasing DRAM error rates observed in the field
 [Li et al. '10, Schroeder et al. CACM'11, Sridharan & Liberty '12, Hwang et al. ASPLOS'12, DeBardeleben et al. SELSE'14, Meza et al. DSN'15]
- Memory errors cause significant loss of availability and higher TCO [Meza et al. DSN'15, Nikolaou et al. MICRO'15]
- ... Even corrected errors do! [Meza et al. DSN'15]
 - Why? Apparently, performance impacts caused by "ovelagebace" of arrest

Need controlled analysis of memory errors to answer the field studies' call for action

Memory is Important in Cloud

- Main memory in cloud:
 - Impacts providers: capital and operational expenditures
 - Impacts subscribers: application performance
- Deep understanding of memory system can help minimize cost-to-benefit ratio for both
- DRAM faults and fault-tolerance techniques affect:
 - Performance and availability of servers
 - Total cost of ownership (TCO) of datacenter



How to optimally provision, manage, and retire DRAM to minimize datacenter TCO while satisfying performance and availability SLAs?

DRAM Fault Models

Fault Classification

Granularity

- Socket
- Channel
- Rank
- Chip
- Bank
- Row
- Column
- Multi-bit
- Single-bit

<u>Time</u>

- Permanent
- Intermittent
- Single-events

<u>Space</u>

- Within-pages
- Neighboring pages
- Across pages



DRAM Fault Tolerance Techniques Available on Current Cloud Servers (Haswell-EP)



When and how to use these techniques?

Approach: How to Study Memory Resiliency in the Real World?

• Faults are considered rare events –Reliability engineering is a challenge

Four approaches to study resiliency



Unfortunate tetrahedron: Choose 1 face

Method	Advantages	Disadvantages		
Field data	Ground truth, big-data statistics	Insight, post-facto analysis		
Accelerated testing	Accuracy, hardware-in-the-loop	Cost, design space		
Simulated modeling	Transparency, control	Time, scalability		
Fault injection	Tractable, pre-deployment	Accuracy, assumptions		

Measuring Performance Impact of Injected Memory Errors



Ph.D. Final Defense May 12, 2017

Performance of Batch Applications with SMI Errors



Application Thread-Servicing Time

- Modeled impact of corrected errors on general application performance
- Model combinations
 - <u>System</u>: uniprocessor vs. multiprocessor
 - <u>Error-reporting scheme</u>: broadcast vs. single-issue
 - <u>Application type</u>: batch (throughputoriented) vs. interactive (latencyoriented)
- Models are built on derived model of application thread-servicing time (ATST) in presence of errors



Application thread-servicing time (ATST)

Framework



Ph.D. Final Defense May 12, 2017

Outlook

- Datacenter operations
 - Common/worst-case performance impact of memory errors
 - Optimal servicing of faulty hardware
 - Variation-aware memory provisioning
- System design
 - Efficient error-reporting architectures
 - Modeling impact of corrected errors on different
 applications

Understanding impact of corrected errors is useful for opportunistic memory provisioning

Bonus Slides

6. SDECC

Ph.D. Final Defense May 12, 2017

Motivation: Memory Errors are a Major Problem

System-level effects from embedded to HPC

- System crashes
- Silent data corruption

• DRAM reliability worsens with density

- Google: 70,000 FIT/Mb in commodity DRAM; 8% of modules affected per year;
 4% of servers crash per year [Schroeder CACM'11]
- Facebook: 2.5% of machines see DRAM errors per month

• SRAM stops working at low voltage

- 6X fault rate measured from 600mV to 525mV [Gottscho TACO'15]
- Flash wears out with usage
 - NASA's Opportunity Mars rover had to reformat its flash in 2014
- STT-RAM is unpredictable
 - Stochastic write & thermal instability [Zhao Microelec. Rel.'12]

• Memory errors will continue to be a challenge!





Motivation & Related Work

Historically separate abstractions:

- Error-correcting codes (ECCs)
 - e.g., SECDED [Hsiao IBM Journal'70], DECTED, ChipKill [Dell IBM'97], SEC-DAEC [Dutta et al. VLSI Test'07], VS-ECC [Alameldeen et al. ISCA'11]
- System-level fault tolerance techniques
 - Checkpoint & recovery
 - Mirroring/sparing

Is there room for anything in between?

Number of Candidate Codewords

[Gottscho '17]

- Surprisingly small number of candidate codewords for any ECC that corrects t symbol-wise errors and detects t+1 errors
- We proved that the average number of candidate codewords is:

$$\mu(n,t,q) = \frac{\binom{2t+2}{t+1}W_q(2t+2)}{\binom{n}{t+1}(q-1)^{t+1}} + 1.$$

- $W_q(2t+2)$: number of min. weight codewords.
- $\binom{2t+2}{t+1}$: number of DUEs distance of exactly (t + 1) from each min. weight codeword.
- $\binom{n}{t+1}(q-1)^{t+1}$: number of ways to produce a min. weight DUE.
- +1: for the original *correct* message.

Lightweight Hash Implementation: SECDED

[Gottscho '17]



Data Recovery Policies Comparison



What if the Lightweight Hash has an Error?

[Gottscho '17]

- Outcome 1 (likely): hash does not match any candidate, fall back to normal SDECC
- Outcome 2 (unlikely): hash collides with wrong candidate, guaranteed miscorrection
 - 0.003% chance for 16-bit hash

Fault Classification

Granularity

- Socket
- Channel
- Rank
- Chip
- Bank
- Row
- Column
- Multi-bit
- Single-bit

- <u>Time</u>
- Permanent
- Intermittent
- Single-events
 - <u>Space</u>
- Within-pages
- Neighboring pages
- Across pages



Results: DUE Recovery Breakdown with Hashes in Error

[Gottscho '17]

Suppose 20% of all double-chip DUEs also have random 16-bit hash error

Then actual DUE recovery rate: $99.9999\% \rightarrow 97.2767\%$

Speedup: 15.6%

Avg. util: 97.6%

MTT ind. MCE: 5.5 Mhours

System-Level Benefits

[Gottscho '17]

scheme/hash size	opt. chkpt. intvl. [283]	speedup	util.	MTT ind. MCE
Baseline	6.6 hours	-	84.4%	N/A
SDECC/none	18.4 hours	12.0%	94.5%	2.9 Khours
SDECC/4-bit	48.2 hours	16.1%	98.0%	48.0 Khours
SDECC/8-bit	272.9 hours	18.1%	99.7%	2.2 Mhours
SDECC/16-bit	N/A	18.5%	100%	N/A

Bonus Slides

7. ViFFTo

Ph.D. Final Defense May 12, 2017

Motivation

[Gottscho '17]

- Memory resiliency is a key challenge for embedded edge devices in IoT
- Conventional EDAC techniques are too costly and inefficient
- Many embedded systems lack "real" OS w/ virtual memory support

Opportunistic solution for coping with hard memory defects could reduce cost of IoT

SDELC Architecture

[Gottscho '17]



Ph.D. Final Defense May 12, 2017

Results: Hard Faults

[Gottscho '17]



sha packed in inst SPM

SDELC Instruction Recovery Insights

[Gottscho '17]

bit \rightarrow	31 27	26 25	24 20	19 15	14 12	11 7	6 0	-1 -3
Type-U	imm[31:12]					rd	opcode	parity
Type- UJ	imm[20 10:1 11 19:12]					rd	opcode	parity
Type-1		imm[11:0]		rs1	funct3	rd	opcode	parity
Type-SB	imm[12 10:5]		rs2	rs1	funct3	imm[4:1 11]	opcode	parity
Type-S	imm[11:5]		rs2	rs1	funct3	imm[4:0]	opcode	parity
Type-R	funct7		rs2	rs1	funct3	rd	opcode	parity
Type-R4	rs3	funct2	rs2	rs1	funct3	rd	opcode	parity
Chunk	C_1 (shared)	C_2 (shared)	C_3 (shared)	C_4	C_5	C_6	C_7	$C_3 \mid C_2 \mid C_1 \mid$
Parity-	00000	00	11111	00000	111	11111	1111111	1 0 0
Check	00000	11	00000	11111	000	11111	1111111	0 1 0
H	11111	00	00000	11111	111	00000	1111111	0 0 1



Position of Single-Bit Error in Instruction Codeword

Ph.D. Final Defense May 12, 2017

Bonus Slides

8. Conclusion and Directions for Future Work

Many-Core Checkerboard Architecture for the Cloud

- Motivation: Datacenter-on-Chip
- Datacenter & cloud apps are often task-parallel or data-parallel
- But currently, they are deployed on commodity hardware
 - General-purpose
 - Also designed for other classes of applications
- Given the scale of datacenter services, it makes sense to consider customized architectures
- Question: Why do we need many-core processors to share a unified address space?
 - Corollary: How could we build better datacenter-specialized chips that allow for greater scale-out capabilities?
 - Not necessarily the wimpy node idea...
- Question: How could we build datacenter-specialized chips given the opportunities presented by emerging device and integration technology?

2D Checkerboard Architecture: High-Level



Dielet Example



Dense inter-dielet wiring pitch

- high-BW, low-latency integration of
 - disparate technologies
- Simplified dielet I/O
- Highly modular
- Heterogeneous compute and memory
- System-on-wafer
 - Less compromised than SoC
 - Denser, faster, lower energy than PCB

3D Checkerboard Architecture: High-Level



Ph.D. Final Defense May 12, 2017

Programming a Checkerboard Architecture

- Overlap-Clustered memory address space
 - Compute tiles: can only address adjacent memory tiles
 - Memory tiles: can only be accessed by adjacent compute tiles
 - Remote memory access is forbidden
 - Instead, HW-migrate lightweight threads as needed
 - No virtual memory
 - Instead, build relocatable programs each memory tile has a base address offset
 - In-memory tile access control (e.g., forbid access from West compute tile)
 - Allocate memory tiles, which come with adjacent compute tiles
 - ...instead of compute threads allocating memory, as is normally done
- System Benefits
 - Clusters have completely independent memory hierarchies
 - Lightweight or eliminated cache coherence local tiles have shared nearby memory
 - Reduced global communication
 - Many-core scalability for running many task/data-parallel workloads
 - "Datacenter-on-chip" well suited for isolated multi-core VMs in the cloud

Programming a Checkerboard Architecture: Example



Ph.D. Final Defense May 12, 2017